

Match word

← <u>L</u>eft

C Bight

C Whole

c Pari

Find what: poly

Area

CAII

SelfCur

\*

Ø

Ø

e Q

e) B

111

可

Ø

substantially the same structure, however, the gate insulation film just under the selective gate electrode 18a is formed thicker than the memory transistor area. Further, the selective gate electrode 18a is connected to the second gate electrode 16b of the floating gate electrode 16 which is consecutively formed in pattern without being isolated in the direction of the word line, in a proper position excluding a

Direction

C Up

sectional position in FIG. 4B.

○ Down

- In this embodiment, as shown in the section in FIG. 4A, an upper edge corner A of the element isolation insulation film 14 is recessed by isotropic etching, and terminates at a side surface of the first gate electrode 16a of the floating gate electrode 16.
- (10)That is, a position of the surface coming into contact with the floating gate electrode 16 at the corner A is lower than an upper surface of the first gate electrode 16a but higher than an interface with the gate insulation film 15. Further, in an area disposed away from the corner A, the surface position of the element isolation insulation film 14 is higher than that of the first gate electrode 16a.
- Next, a process of manufacturing the NAND type memory array described above, will be specifically explained. FIGS. 5A-5H show the manufacturing process thereof of the section in FIG. 4A.
- As shown in FIG. 5A, a gate insulation film 15 is formed on a silicon substrate 11, and a first gate electrode 16a which will serve as a floating gate electrode is deposited on the gate insulation film 15. Then a silicon nitride layer 31 serving as a stopper mask material when in a CMP process of the element isolation insulation film, is further deposited on the first gate electrode 16a. In this embodiment, the gate insulation film 15 is defined as a tunnel oxide layer formed by thermal oxidation. Furthermore, the gate


electrode 16a is an amorphous silicon layer or a polycrystalline silicon layer.

FULL

A resist pattern 32, of which an opening is formed in the element

O Details 對Text 協 Image 醫 HTML

Full



(12) United States Patent Nakamura et al.

(15) Patent No.:
(45) Date of Patents US 6,222,225 B1 Apr. 24, 2001

(54) SEMECONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(75) hvecters Tahnya Nakemura, Rengewo Roa; Nathi Kirdy, Rivoline Ilmita, beth of Yerokana, Kazakita Natia, Yeskainti, Badid Artuna, Yakokana, Puntaka Ard, Jogo-Ka, all of (P)

(73) Assignes: Kabuchiki Kaudu Toshbu, Kercaski UZ)

Surject to any disclutines, the sum of dis-petent is extended or editional under \$5 U.S.C. 154(b) by 0 days.

(22) Appl. No.: 09/409,834

**(** 

8 B)

D

(22) Fabe. Sep. 27, 1989 (20) Foreign Application Princity Data

(51) Int. CL. ..... (52) U.S. CL .....

H911. 19739 197316, 157374, 257,536; 575,55 721 42,736, 257, 257, 251, 130, 374, 501, 508, 510, 514, 521, 315, 321

U.S. BAZZKT DOCUMENTS


\$.858,803 \* 1/2556 You of the ...... +34(24)

ched by examines

Assiston Economic Host Pour. (74) Antonny Agon, or Firm-Burger & Wincell Ltd.

ABSTRACT

element e utilation insulation film embedded in a tremb formed in said semiconoforms substitute in a state of pro-realing from a surface of said automotocotot arisatete and incon kaving a grea abstrada pravided in an eena riad by seid alexante includes travilation film on suid eminocolevier sabetette, and confeding e gair electrod depositud through e gair distribution like telmo ecclededra still atement includes invalation lim and an upper edge contact of said statuted invalation invalation dies is salectively opper sogn corner of the element facilities insolution film is decreased factors the partnersing process of the gard electronic, tempty presenting each a almadern that a past of the gate decreased according to the patterning process of the



U.S. Patent

Apr. 24, 2001

Sheet 7 of 13

US 6,222,225 B1




FIG. 5G




FIG. 5H

(12) United States Patent Nakamura et al.

Ø 23 .

24

Q

Ð

ijÜ

Ŕ ٥ là

**[** D

B D e E

即

Q<sub>2</sub>

ß

(45) Date of Patent: Apr. 24, 2001

(54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(75) hventum Tahaya Nakumura, Kunggewa Ken; Natai Keido; Rivohite Hudas, buth of Yeinbann; Kanalika Natia, Yeikinish; Baided Aribana, Yakukana; Fuminish Arri, Joogo-Ka, aS of (P)

(73) Assignos: Kabushiki Katsha Toshiba, Kawesaki UZ)

Living to any Container, the term of this points is exceeded or exhibited under II U.S.C. 154(b) by 0 days.

(22) Appl. No.: 98/402,534 (22) Filaft. Sep. 27, 1989

(20) Foreign Application Princity Data

U.S. BATENT DOCUMENTS 8.858,803 \* 1/2559 Yee & th ...

that by examina


Primary Emminer—Clis. Christiani Annione Economico—Esol Phen (74) Antonio, Agost, or Pros—Butter & Wiscell, Lis.

ABSTRACT

A sectionalista device has a matica denset a si influence cult relisionel profesioni dell'alice concerde della si decretta reconfessormes files si beconf treding from a surface of said supposeductor substrate and e reaction desire a landscale and a govern of the construction of the construction for said element halicant translation from the construction of emiconductor substrate, and containing a gair circlode depositud through a gate femiliation film bather embedding said stancess isolated terrelation film and an upper edge contact of said sharers isolated simulation dies is selectively eard. In the time screening someonthems device, the report edge occurr of the element hedering insolation like is necessed factor the putertial process of the gare clustered, thereby preventing each a cluster flux o past of the gate electrode nancion mention in the patacoling process of the

9 Chine, 15 Dresday Sheets

Full



U.S. Patent Apr. 24, 2001 Sheet 13 of 13 US 6,222,225 B1 57 FIG. 9G FIG. 9H -61 FIG. 91

Ele Edit Yew Iools Window H

譻

B

67

ωţ

Ø

 $^{\circ}$ 

0

Ð,

D

Β

12

a

, filip

j);

-4

Ø

۵

G

G

B

ß

G

Ġ

G<sub>⊇1</sub>

ß

the cell. The voltage on the control gate is capacitively coupled to the floating gate, so a potential difference appears between the floating gate and the source, drain or channel region. This potential difference is used to change the charge on the floating gate.

In order to reduce the potential difference that has to be provided between the control gate and the source, drain or channel region, it is desirable to increase the capacitance between the control and floating gates relative to the capacitance between the floating gate and the source, drain or channel region. More particularly, it is desirable to increase the "gate coupling ratio" GCR defined as CCG/(CCG+CSDC) where CCG is the capacitance between the control and floating gates and CSDC is the capacitance between the floating gate and the source, drain or channel region. One method for increasing this ratio is to form spacers on the floating gate. See U.S. Pat. No. 6,200,856 issued Mar. 13, 2001 to Chen, entitled "Method of Fabricating Self-Aligned Stacked Gate Flash Memory Cell", incorporated herein by reference. In that patent, the memory is fabricated as follows. Silicon substrate 104 (FIG. 1) is oxidized to form a pad oxide layer 110. Silicon nitride 120 is formed on oxide 110 and patterned to define isolation trenches 130. Oxide 110 and substrate 104 are etched, and the trenches are formed. Dielectric 210 (FIG. 2), for example, borophosphosilicate glass, is deposited over the structure to fill the trenches, and is planarized by chemical mechanical polishing (CMP). The top surface of dielectric 210 becomes even with the top surface of nitride 120. Then nitride 120 is removed (FIG. 3). Oxide 110 is also removed, and gate oxide 310 is thermally grown on substrate 104 between the isolation trenches. Doped polysilicon layer 410.1 (FIG. 4) is deposited over the structure to fill the recessed

areas between the isolation regions 210. Layer 410.1 is polished by chemical mechanical polishing so that the top surface of layer 410.1 becomes even with the top surface of dielectric 210.

- Dielectric 2.10 is etched to partially expose the "edges" of polysilicon layer 410.1 (FIG. 5). Then doped polysilicon 410.2 (FIG. 6) is deposited and etched anisotropically to form spacers on the edges of polysilicon 410.1. Layers 410.1, 410.2 provide the floating gates.
- As shown in FIG. 7, dielectric 710 (oxide/nitride/oxide) is formed on Doped polysilicon polysilicon 410.1, 410.2.

FULL

U.S. Patent Jun. 1, 2004

US 6.743.675 B2




FIG. 13




FIG. 15

L35-55

O Details De Text to Image 1999 HTML

🔾 Details 🥦 Text 👪 Image 👹 HTML